Ability to design, minimize, and analyze a combinational network.
Ability to design and analyze a sequential network.
Ability to test and verify a digital system that includes I/O, state machines and combinational networks.
Ability to design combinational and sequential circuits using a modern hardware description language (HDL).
Ability to use modern synthesis and technology mapping tools to implement digital circuits on an FPGA.